A current output multiplicity discriminator for use in the front-end electronics (FEE) of the Multiplicity Vertex Detector (MVD) for the PHENIX detector at RHIC has been fabricated in the a 1.2-p CMOS, n-well process. The discriminator is capable of triggering on input signals ranging from 0.25 MIP to 5 MIP. Frequency response of the discriminator is such that the circuit is capable of generating an output for every bunch crossing (105 ns) of the RHIC collider. Channel-to-channel threshold matching was adjustable to f 4 mV. One channel of multiplicity discriminator occupied an area of 85 p x 630 p and consumed 515 pW from a single 5-V supply. Details of the design and results from prototype device testing are presented.
I. INTRODUCTION
The Multiplicity Vertex Detector (MVD) is the inner most detector of PHENIX. The MVD consists of -34,000 channels of charge sensitive preamplifiers, analog memory units (AMU), 1 1-bit ADCs and multiplicity discriminators which are used primarily to determine collision vertex and event multiplicity. By summing the outputs of many multiplicity discriminators, a value proportional to the number of colliding particles is created. This information aids in the generation of a Level-1 trigger [1, 2] . Figure 1 depicts the system diagram for one channel of MVD front-end electronics (FEE).
The high channel count coupled with the small physical area in which the FEE reside require a low-power, small-area, multiplicity discriminator implementation. A design goal of approximately 500 pW/channel was established as an upper limit for power consumption. Another aspect of the high channel count is the need to have a common discriminator threshold setting for 32-channels of multiplicity discriminator located on a single die. This goal requires that the discriminator be extremely well matched over all process variations. For this reason, methods of offset elimination have been examined.
Timing constraints for the multiplicity discriminator are dictated by the RHIC bunch crossing interval, which has been established as 105 ns in order to achieve the highest possible luminosity. Within every 105 ns cycle, the discriminator is capable of providing valid event information.
MULTIPLICITY DISCRIMINATOR DESIGN
Since the discriminator receives input signals directly from a charge sensitive preamplifier, it must operate with step inputs. Each applied step1 consists of a fixed risetime pulse (60 ns) with varying amplituides. Removing the long decay tail of the preamplifier signal requires differentiation. Both passive and active differentiation topologies were considered. Passive differentiation is easy to implement and well matched across channels. However, for the discriminator to be active during every bunch crossing, the differentiation time constant must be kept small which leads to severe signal attenuation. Such high levels of signal attenuation place further constraints on the Typical active differentiators utilizing operational amplifiers are inappropriate for this application because o f size constraints. An acceptable compromise to the area, power, speed and matching specifications was selected and is shown in Figure 2 . Devices M1 and M4 comprise a basic commongate stage whose gain is given by
Signal differentiation is achieved through the C-R network generated by the 0.50 pF capacitor and the relatively small resistance seen looking into the source of M1. M2 and M3 provide the necessary bias current for the differentiator. Through adjustment of the voltage applied to the gate of the M4 device biased in the ohmic region, the amount of signal gain may be varied. 
*
The circuit of Figure 2 is especially susceptible to channelto-channel mismatch resulting from random process variations. The major sources of error stem from the channel-to-channel variations produced by drain current mismatch in M2 and transconductance mismatch in M1. It has been shown that transconductance matching is directly proportional to the WL product [4] . Thus, maximizing the area of M1 minimizes the gain error associated with gm mismatch. Transistors M2a and M2b provide a means by which the differentiator bias current can be varied from approximately 10 pA to 20 pA by turning n-channel switches, M2sa and M2sb, either on (logic high) or off (logic low). By adjusting the differentiator bias current for each channel, channel-to-channel mismatch can be reduced. P'igure 2: Input differentiator topology.
The remainder of the multiplicity discriminator, illustrated in the block diagram of Figure 3 , consists of two gain stages, a dc feedback circuit to eliminate offsets, a threshold circuit, and an output current switch. Each gain stage is composed of a differential single-stage amplifier with a gain of 5 V N .
After amplification, the resulting differential signal is applied to the threshold circuit of Figure 4 . The threshold detect circuit of Figure 4 is similar to one described previously and channel-to-channel matching on the order of k 3 mV has been observed [3, 5] . Mismatch between the input devices of the gain stages introduces an offset voltage. Achieving the highest possible channel-to-channel matching requires dc feedback to eliminate this offset. Continuous dc feedback was selected to eliminate offsets because of the low event rate expected for the MVD.
To maintain circuit stability required implementation of an 8 pF hold capacitor within the dc feedback loop. A high density capacitor structure, whose cross-section is shown in The final element required to implement the function of multiplicity discrimination is the current switch output circuit. To convert the output voltage into an acceptable current suitable for summing, the topology of Figure 6 was utilized. Transistors M1 -M4 comprise the bias and reference voltage common to 32-channels of discriminator.
When the discriminator triggers (logic low), M6 turns on and allows a nominal current of 30 pA to flow through M5 and onto the current summing bus.
RESULTS
An 8-channel prototype version of the multiplicity discriminator proposed for use within the MVD was evaluated based on the system requirements previously discussed. One The multiplicity discriminator was tested with a 60 ns risetime signal supplied From a LeCroy 9210 pulse generator. As shown in Figure 7 , the discriminator was capable of triggering on 20-mV input signals while providing an appropriate timing response. Additionally, through proper manipulation of the input differentiator gain adjustment and the threshold adjustment, the discriminator could be adjusted such that inputs greater than 450 mV were required to trigger the circuit. The graph of Figure 8 illustrates the triggering characteristics of the discriminator for various settings of these externally adjustable bias voltages. Two methods were used to evaluated the channel-tochannel matching characteristics. The first evaluation of the discriminator threshold matching characteristics was performed with a fixed input differentiator bias current of 18 pA. The average threshold voltage mismatch for the 5 prototype chips tested was f 8.1 mV. The alternative evaluation utilized the individual channel current adjustment illustrated in Figure 2 . Implementation of this adjustment T l Table 1. ireshold mismatch of prototype chips with and without adjustment.
IV. CONCLUSIONS
A small area, arrayable multiplicity discriminator suitable for use in the MVD at RHIC has been presented. This circuit provides a highly flexible design which allows for compensation of random processing mismatch over multiple channels. The circuit establishes a low-power, small-area means of direct integration with a charge sensitive preamplifier.
V. ACKNOWLEDGMENTS
The authors gratefully acknowledge T. Subich and L.
the Oak Ridge National Laboratory for their 
